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Quantum information processing (QIP) has become a hot research topic as evidenced by S. Haroche and D. J.
Wineland receiving the Nobel Prize in Physics in 2012. Various MEMS-based microfabrication methods will be a key
enabling technology in implementing novel and scalable ion traps for QIP. This paper provides a brief introduction
of ion trap devices, and reviews ion traps made using conventional precision machining as well as MEMS-based
microfabrication. Then, microfabrication methods for ion traps are explained in detail. Finally, current research issues
in microfabricated ion traps are presented. The QIP renders significant new challenges for MEMS, as various QIP
technologies are being developed for secure encrypted communication and complex computing applications.
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Quantum information processing (QIP) is a novel infor-
mation processing method based on quantum mechanics
[1-3], and uses two quantum states in a quantum system
as a basic unit of information, instead of two voltage
levels in conventional information processing based on
electronics. This basic unit is called “qubit”, an abbrevi-
ation for quantum bit. The information stored in a single
qubit exists in a superposition of two quantum states
which indicates an arbitrary linear combination of two
orthonormal basis. Since a single qubit can occupy ei-
ther of two states simultaneously, N qubits can represent
2N states of information. Moreover, using a quantum
teleportation process [4], two qubits can provide the
same measurement results, regardless of the distance
between the qubits. Based on these phenomena in the
quantum regime, QIP is expected to achieve noticeable
increases in the speed in information processing problems.
Therefore, many QIP applications such as quantum com-
munication [5-7], quantum computer [8-12], and quantum
simulator [13-15] have been proposed and are being
actively researched.* Correspondence: dicho@snu.ac.kr
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in any medium, provided the original work is pFor the physical implementation of the qubit, a quantum
system which is sufficiently isolated from their surround-
ings and can be individually manipulated is required.
Individual manipulation means qubits are initializable,
controllable and measureable. A single atomic ion
confined by a physical platform which is called “ion
trap” satisfies the requirements [16-19]. Thus the ion
trap has become one of the leading technologies among
the various qubit platforms including superconducting
circuit [20-22], optical lattice [23,24], nuclear magnetic
resonance (NMR) [25,26], and quantum dot [27,28].
The ion trap was initially developed by Wolfgang Paul
and Hans Georg Dehmelt who are the co-winners of
the Nobel Prize in Physics in 1989. Since Cirac and
Zoller have proposed using trapped ions as a physical
implementation of qubit [16], the feasibility of ion
qubits has been verified through many experiments
[19,29,30]. Recently, in 2012, Serge Haroche and David
Wineland received the Nobel Prize in Physics owing to the
measurement and manipulation of individual quantum
systems, using cavity quantum electrodynamics (QED) and
ion traps, respectively. There has been several review
articles on the subject of quantum information processing
[18,31-34].
Although the earlier Paul traps were constructed by
conventional precision machining method and careful
manual assembling, with the advances in MEMS, recentOpen Access article distributed under the terms of the Creative Commons








Figure 1 Schematic and picture of “ring trap”. (a) Schematic of a
ring trap. The red and blue regions indicate RF and DC electrodes
respectively. The curved arrows denote the direction of electric field
when RF voltage is positive. (b) A ring trap made by Wolfgang Paul
[39]. Ion is trapped inside the ring structure.
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The basic principles of ion traps are presented in Types of
ion trap section. Then, Development history of Paul trap
section discusses a history of the Paul trap, which is the type
of ion traps mainly covered in this paper. In MEMS-based
microfabrication section, two MEMS microfabrication
methods for ion traps are explained. Finally, the current
issues and the future development directions of microfabri-
cated ion traps are presented in Future directions section.
Types of ion trap
An ion trap is a device which can trap charged particles
in space by using electric or electromagnetic fields.
Trapping a charged particle with static potential alone is
impossible because the static potential (φ) obeys one of
Maxwell’s equations ∇2φ = 0 [35]. Wolfgang Paul used
an oscillating electric field together with the static
electric field [36], and Hans Georg Dehmelt added a
magnetic field to the static electric field to trap a positive
ion [37]. The ion traps built by Paul and Dehmelt are
called “Paul trap” and “Penning trap”a [38] respectively.
In this paper, we cover only the Paul trap, because the
Paul trap is currently widely used for QIP applications.
Figure 1(a) shows the structural schematic and trapping
principles of the Paul trap, which is composed of a ring-
shaped hyperbolic electrode and two endcap electrodes
located at the top and bottom of the ring electrode. This
type of ion trap is called the “ring trap” compared with the
next generation traps which are called the “linear trap”
and the “surface trap”. The details of the linear and surface
traps are discussed in Development history of Paul trap.
Figure 1(b) shows the ring trap made by Wolfgang Paul
[39]. In the ring trap, a charged particle is confined in both
radial and axial directions by the RF voltage applied to the
hyperbolic electrode, and the endcap electrodes function
as an RF ground [40]. Typically, the magnitude of the RF
voltage is up to hundreds of volts and the frequency of the
RF voltage is from tens to hundreds of MHz.
Development history of Paul trap
Ring trap
In the early stages of ion trap researches, the ring type Paul
trap was used for experiments concerned in fundamental
physics such as frequency standards [41] and mass spectros-
copy [42,43]. Ring traps can be easily constructed because of
its simple structure, but has a drawback in trapping large
numbers of ions because a potential minimum exists at a
specific point and difficult to be expanded to a 3-D space.
Linear trap
To store more ions, a new ion trap called the “linear
trap” was built by Prestage et al. [44]. The first linear
trap held approximately 20 times the number of ions as
that of a ring trap. Figure 2(a) shows the electrodestructure and electric fields in the radial plane of a linear
trap. The hyperbolic electrode of the ring trap is replaced
by four rods. Sectors of the circular rods form a hyperbolic
shape, and an RF voltage is applied to two opposite rods
with the other rods grounded. The pseudopotential gener-
ated by the RF voltage confine the ions in the radial direc-
tion, and the radial position of the ions is at the center of
the four rods. Because the RF null is expanded along the
axial direction of the rods, the pseudopotential from the
RF voltage cannot confine ions in the axial direction. To
Figure 3 Schematic and picture of the first ion trap fabricated
by a semiconductor fabrication process. (a) Schematic of the ion








Figure 2 Schematic and picture of “linear trap”. (a) Schematic of
a 4-rod linear trap. The red and blue circles indicate RF and DC
electrodes respectively. The curved arrows denote the direction of
electric field when RF voltage is positive. (b) A blade type linear
trap of Innsbruck group [48]. (© R. Blatt, University of Innsbruck).
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electrodes are located at both ends of rod electrodes,
and DC voltages are applied to the endcap electrodes to
confine the ions axially [45,46].
Cirac and Zoller [16] proposed using trapped ions as a
physical implementation of quantum computation. Since
then, many research groups have been using linear traps
in their QIP experiments. Most of the groups have
developed their own linear traps using precision machin-
ing and assembling techniques. Each research group has
a different electrode structure. Some typical electrode
structures include rods [45,47], blades [48,49] and sheets
[50]. Figure 2(b) shows a blade type linear trap of the
Innsbruck group [48]. Many ion trap research groups
are still using a variation of these 4-rod linear traps. In
general, when compared to the surface traps (explained
in the following sub-section) the 4-rod linear traps havea higher trap depth, which in turn provide a longer ion
life time and more stable trapping of ions. However, the
linear traps do not offer the design freedom of the sur-
face traps, and currently more research efforts are being
expended to the surface traps.Surface trap
To implement more complicated quantum operations,
more ions that can be manipulated in a common motional
mode (which refers to the collective oscillation of the
whole ion string) should be trapped. Therefore the idea of
integrating multiple ion trap arrays in a single ion trap
chip was proposed [12,51]. The ion trap chip integrated
with multiple ion trap arrays is divided into different
regions, as an operation region in which the quantum
Cho et al. Micro and Nano Systems Letters  (2015) 3:2 Page 4 of 12operations are held, a memory region that stores ions
conserving qubit states, and a region for loading ions.
Scalable microfabrication technologies were applied for
the implementation of these large scale integrated ion
traps, and the first microfabricated ion trap chip imple-
mented the 4-rod ion trap configuration using a gallium
arsenide (GaAs) based semiconductor fabrication process
as shown in Figure 3 [52,53]. In this method, however, the














Figure 4 Schematic and pictures of “surface trap”. (a) Schematic
of a surface trap. The red and blue rectangles indicate RF and DC
electrodes respectively. The curved arrows denote the direction of
electric field when RF voltage is positive. Note that all electrodes are
laid on the same plane. (b) Optical image of the surface trap of the
Sandia National Laboratory (SNL) group, which has a double metal
layer on Si substrate [58]. (c) Scanning electron micrograph of the
surface trap of the SNL group [59].epitaxially grown aluminium gallium arsenide (AlGaAs)
layer, and the vertical distance between the electrodes is
limited to a few micrometers whereas the horizontal dis-
tance is relatively large at 60 micrometers because of the
laser access. This structural asymmetry results in a low ra-
dial confinement, which in turn results in a fast ion loss.
To overcome the limitation of implementing a 3-D
structure using essentially 2-D fabrication techniques, a
breakthrough in the 2-D planar ion trap where all elec-
trodes are laid in the same plane was proposed [54-57].
This is more suitable for the silicon-based MEMS micro-
fabrication technology. These 2-D ion traps are called
the “surface traps”. The surface traps have advantages in
the scalability, and are now more widely used by many
research groups. Figure 4(a) shows the structure and the
principle of the surface trap. All electrodes are fabricated
in the same plane. A radial confinement is controlled by
two planar RF electrodes, and the position of an RF null
where ions are trapped is placed above the two RF elec-
trodes. In the 4-rod linear trap, the radial RF null is fixed
at the center of the four rods. In the surface trap, the RF
null position is above the substrate plane, and the height
can be changed as a function of the width of the RF
electrodes and the distance between RF electrodes. In
most surface trap experiments, the laser path is parallel
to the trap surface. For cooling trapped ions by a laser
parallel to the trap surface, the principal axis in a radial
plane should be rotated. The rotation of principal axis
can be realized by varying the widths of the two RF elec-
trodes, or by the addition of inner DC electrodes where
an asymmetric set of DC voltages is applied to [56,57].Figure 5 174Yb+ ion string trapped on a surface trap fabricated
by our group [62]. The image is acquired by electron multiplying
charge coupled device (EMCCD). The image of electrodes were
taken separately and overlaid for clarity.
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electrodes. These outer DC electrode function as the RF
ground. By applying different control voltages to these
outer DC electrodes, trapped ions can be axially confined.
Furthermore, by applying time-varying control voltages to
the outer electrodes, the trapped ions can be moved along
axis or shuttled.
Figure 4(b) and 4(c) show a surface trap developed by the
Sandia National Laboratory (SNL) group [58,59], which has
a double metal layer on Si substrate [60-62]. The surface
trap of the SNL group has been used by many research
groups, including those at UC Berkley, Duke University,
and Georgia Tech Research Institute through the “Ion Trap
Foundry Program”, to successfully demonstrate various
quantum experiments [63-65]. We also developed a simi-
lar trap chip with optimized shapes, and successfully
trapped a string of 174Yb+ ions as shown in Figure 5 [62].
In Figure 5, a magnified view of the chip layout is also




(e) SiO2 patterning (backside)
(g) SiO2 patterning (electrode) 
/ Al patterning
(i) Backside DRIE
(a) Thermal oxidation (5000 Å) 
/ nitride dep. (2000 Å)
(c) PECVD SiO2 deposition (14 µm) 
(k) Frontside DRIE
Figure 6 Fabrication process flow of oxide timed etch method.vertically to the RF rails to generate the axial potentials
with an appropriate shape for an axial confinement or a
shuttling.
In addition to the Si-based surface traps mentioned in
the above, surface traps with a single metal layer on a non-
conductive substrate, fabricated by patterning Au electrodes
on quartz or sapphire substrates [54,66-69] have been
reported. A surface trap has also been fabricated on printed
circuit boards [70-72].
MEMS-based microfabrication
Although many results have been reported on trapping
ions with MEMS-fabricated traps, the process details to
fabricate the trap chips are very scarce in the literature.
Fabricating ion traps requires thick dielectric films to
withstand several hundred volts of RF voltages. However,
the dielectric layer should be as invisible as possible as seen
from the RF null point where ions are trapped, since dielec-
tric charging phenomena can alter the null position and cande Al
PECVD
oxide
(h) SiO2 dry etching 
(j) SiO2 wet etching 
(d) SiO2 patterning (via hole) 
/ PECVD SiO2 deposition (1 µm)
(b) Al deposition (1.5 µm) 
/ Al & dielectric patterning
(f) Al deposition (1.5 µm) 
Figure 7 Micrographs of ion trap fabricated by oxide timed
etch method. (a) Scanning electron micrograph which shows
the top structure of the ion trap. (b) Scanning electron
micrograph of the cross section, showing the jagged edges
and electrode overhang.
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introduce two fabrication methods developed by us.
The first method is explained in the below. First, a sili-
con wafer is cleaned by using the Piranha solution and
thermally oxidized to form a 5000-Å SiO2 dielectric layer.
A 2000-Å silicon nitride film is deposited by a low pres-
sure chemical vapor deposition (LPCVD) process to pro-
tect the thermal SiO2 layer during buffered oxide etching
(BOE) at the end of process. These dielectric layers have
total thickness of approximately 0.7 μm and must be suffi-
ciently thick to prevent a breakdown between the bonding
pads and the silicon substrate (Figure 6(a)). A 1.5-μm
thick aluminum ground layer is deposited on the silicon
nitride film by sputtering and dry etched to provide a
ground plane for RF shielding and to form wire bonding
pads of DC electrodes (Figure 6(b)). A 14-μm thick SiO2
film is deposited by plasma enhanced chemical vapor de-
position (PECVD) in several layers to control residual
stress (Figure 6(c)). In this case, each SiO2 layer is 3–4 μm
thick and deposited alternately on both sides of the wafer
to prevent the residual stress to build up. The PECVD-
SiO2 layer on the frontside of the wafer is dry etched to
fabricate via holes (Figure 6(d)). After the dry etching of
the frontside, the PECVD-SiO2 layer on the backside of
the wafer is dry etched to provide an oxide hard mask for
deep reactive ion etching (DRIE) (Figure 6(e)). In the dry
etching process of the 14-μm thick SiO2, the AZ 4620
(Clariant Corporation) photoresist (PR) is used as the etch
mask. An additional 1.5-μm thick aluminum layer which
is used as electrodes is deposited through a sputtering
process (Figure 6(f)). The electrode layer also covers the
sidewalls of the etched via holes where the bonding pads
and electrodes are electrically connected at. The electrode
layer and the PECVD-SiO2 layer are patterned and define
the electrodes and oxide pillars, respectively (Figure 6(g),
(h)). The silicon substrate is etched 450 μm by a DRIE
process from the backside of the substrate (Figure 6(i)).
The overhang structures are fabricated by the oxide wet
etching process using a buffered hydrogen fluoride (BHF)
solution (Figure 6(j)). Because the PECVD oxide is depos-
ited in several steps, the sidewall profile becomes jagged.
The wet etching time must be precisely controlled. Some
overhang is required to reduce the dielectric layer expos-
ure to the trapped ions, but too large an overhang can
result in a long cantilevered top Al layer, which can bend
with applied high voltages. After the oxide wet etching
process, the slit-shaped ion loading hole is fabricated by a
DRIE process, and the fabrication is finished (Figure 6(k)).
Figure 7 shows the fabrication results of the ion trap
fabricated by this oxide timed etching method described
in the above.
This timed etch method is simple but the electrode
overhang dimensions are difficult to control. An alterna-
tive fabrication method is possible using a sacrificialmaterial. The fabrication process is the same as the
method described in the above up to the step of dry
etching the 14-μm thick PECVD-SiO2 (Figure 8(d)). In
this study, copper is used as a sacrificial material. The
copper technology is selected because it is inexpensive
and readily available from the advances in the through
silicon via (TSV) technology. A titanium film and a cop-
per film are sputtered on the patterned oxide structures,
which in turn are utilized as the seed layer for 20-μm
copper electroplating (Figure 8(e)). The spaces between
the pillars are filled by a copper electroplating process
(Figure 8(f)). The electroplated copper and the PECVD-
SiO2 are planarized by a chemical mechanical polishing
(CMP) process (Figure 8(g)). Then, the PECVD-SiO2
layer is dry etched again to fabricate the via holes and
the oxide hard mask (Figure 8(h), (i)). An aluminum
electrode layer is deposited and dry etched, then the
boundaries of the electrodes are defined (Figure 8(j),
(k)). In this step, the electrodes patterns are a few
micrometers (2 μm in our case) larger than that of the
Figure 8 Fabrication process flow of the copper sacrificial layer method.
Cho et al. Micro and Nano Systems Letters  (2015) 3:2 Page 7 of 12oxide pillars under the electrodes, and the difference in
the pattern sizes determine the length of the overhang
structures. After patterning the electrode layer, the sili-
con substrate is etched by a DRIE process from the
backside (Figure 8(l)). The copper sacrificial layer and
the seed layers are removed by a wet etching process
(Figure 8(m)). Finally, the fabrication process is com-
pleted by penetrating the loading slot through a DRIE
process (Figure 8(n)). Figure 9 shows the fabrication re-
sults of the copper sacrificial layer method. The vertical
sidewalls of oxide pillars are straight (verticality is lim-
ited by the dry etching anisotropy of the 14- μm thick
SiO2), and the overhang length is controlled to 2 μm.Future directions
Junction ion trap
As discussed in Development history of Paul trap, the num-
ber of ion qubits trapped in an ion trap array inevitably
must increase in order to adapt more complex quantum
algorithms [12]. For trapping and manipulating large num-
bers of ions, a multi-zone ion trap composed by a number
of ion trap arrays is proposed. In this multi-zone ion trap,
the trapping zones are connected by “X” or “Y” junctions,
and the information stored in ions can be transferred from
one zone to another through the junctions. For shuttling
the ions in an axial direction, the location of DC null
point is moved along the axial direction by applying
Figure 9 Scanning electron micrograph of the ion trap
fabricated by the copper sacrificial layer method. The vertical
sidewall of oxide pillars does not have a jagged edge and 2-μm
overhangs are shown.
Figure 10 Y-junction surface ion trap of national institute of standard
electrodes at the center of junction. (b) Charge coupled device (CCD) imag
arrows point the location of the transported ion.
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trodes. Ion transports via junctions however require not
only applying DC control voltages, but more complex
techniques, because pseudopotential barriers created by RF
voltages exist near the center of the junctions. Therefore,
the geometries near the junctions should be optimized by
an iterative algorithm to minimize the magnitude of the
pseudopotential barriers.
Selective ion transports in junctions have also been
demonstrated by a few research groups recently. Hensinger
et al. and Blakestad et al. have presented ion transports in
T-junction [73] and X-junction [74,75], respectively. The
junction ion traps used in these experiments were built by
conventional machining methods. Amini et al. [67] and
Moehring et al. [76] presented ion transport experiments in
Y-junctions. Wright et al. [77] has reported experimental
results of ion transports in an X-junction. Figure 10
shows the Y-junction design of the National Institute of
Standards and Technology (NIST) group [67]. Figure 10(a)
presents an optimized design of RF electrodes at the center
of junction and Figure 10(b) shows a charge coupleds and technology (NIST) group [67]. (a) An optimized design of RF
es of selective ion transports through a Y-junction geometry. White
Cho et al. Micro and Nano Systems Letters  (2015) 3:2 Page 9 of 12device (CCD) image of selective ion transports through the
Y-junction geometry.
3-D ion trap fabricated by microfabrication technology
Some researchers attempted to develop 3-D ion traps
using semiconductor microfabrication processes, because
the confining potential of 3-D traps can be much larger
and can extend the life time of trapped ions remarkably.
For instance, a simulated trap depth of 3-D ion trap fabri-
cated by microfabrication is over 10 eV [78] whereas that
of surface trap is approximately 0.1 ~ 0.2 eV [59]. The trap
depth is the electric potential difference between the
potential minimum point and the ion escaping point.Figure 11 Schematic and picture of microfabricated 3-D ion trap of N
schematic and radial dimensions. (b) Scanning electron micrograph of theUsing a microfabrication process, Wilpers et al. [79,80]
have fabricated a 3-D ion trap which has a similar structure
to a conventional 4-rod Paul trap. The pseudopotential
shape of this microfabricated 3-D ion trap is identical to a
4-rod trap, because the distances between electrodes of the
trap in horizontal and vertical directions are equal. Shaikh
et al. [81] have developed a 3-D ion trap which has a differ-
ent structure from typical 4-rod traps and higher trap
depth than surface traps. Figure 11(a) shows a cross section
schematic of the 3-D ion trap of National Physical Labora-
tory (NPL) group [79]. Figure 11(b) is a scanning electron
micrograph (SEM) image of the trap. As mentioned previ-
ously, these 3-D traps can provide much larger trap depths.ational Physical Laboratory (NPL) group [79]. (a) Cross section
trap.
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geometrical complications in achieving ion shuttling need
to be addressed.
Conclusion
This paper reviewed the operation principles and the de-
velopment history of ion traps. Ion trap has a huge poten-
tial to be used in quantum information processing and
computing. By applying MEMS-based microfabrication
methods as well as conventional machining techniques,
various ion traps for QIP experiments have been built and
demonstrated. This paper also showed two variations of
MEMS fabrication method for surface ion traps. It is ex-
pected that the ion trap technology can contribute to
realize novel quantum information processing methods
with exponential speed-up that we have never experienced
so far. It is also expected and anticipated that MEMS fabri-
cation technologies will be crucially instrumental in realizing
complex yet inexpensive ion traps for quantum information
processing and computing.
Endnote
aPenning trap: The Penning Trap was named after F. M.
Penning by Hans Georg Dehmelt because Dehmelt stated
getting the inspiration of the trap from the vacuum gauge
built by F. M. Penning [38].
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